




TCC70xx MCU BSP

API Specification

for Serial-NOR Flash Memory Controller

Rev. 0.10 [A]

2021-09-03

Preliminary version

※ The information in this document is subject to change without notice and should not be construed as a commitment by Telechips Inc.

Kindly visit www.telechips.com for more information.

© 2021 Telechips Inc. All rights reserved.

TABLE OF CONTENTS

Contents

1	Introduction	3
2	Terms and Abbreviations	3
3	Source Files.....	4
3.1	Location of Source Files.....	4
3.2	Simple Description of Source Files.....	4
4	Constants.....	5
4.1	SNOR_MIO_GDMA.....	5
4.2	SPI Mode.....	6
4.3	DTR Mode.....	7
4.4	NOR_FLASH_BASE_ADDR.....	8
4.5	SFMC_BASE_ADDR.....	9
5	Structures	10
5.1	snor_product_info_t.....	10
5.2	code_table_info_t.....	11
5.3	snor_mio_drv_t.....	12
6	APIs	16
6.1	SNOR_MIO_Init.....	16
6.2	SNOR_MIO_Erase.....	17
6.3	SNOR_MIO_Write	18
6.4	SNOR_MIO_Read	19
6.5	SNOR_MIO_Read_Fast.....	20
6.6	SNOR_MIO_FWDN_LowFormat	21
6.7	SNOR_MIO_FWDN_Read.....	22
6.8	SNOR_MIO_FWDN_Write	23
7	How to use SFMC Driver	24
7.1	Initialize SFMC Driver	24
7.2	Read Operation	24
7.3	Erase/Write Operation	24
8	References	25
9	Revision History	26
	Rev. 0.10: 2021-09-03	26

Figures

Figure 3.1 Location of Source Files	4
---	---

Tables

Table 2.1 Terms and Abbreviation	3
--	---

1 INTRODUCTION

This document describes the Serial-NOR Flash Memory Controller device driver (hereinafter referred to as SFMC driver) of TCC70xx MCU BSP. For more detailed information on SFMC, refer to Chapter 7 Serial-NOR Flash Memory Controller (SFMC) in "*TCC70xx Full Specification*". [1]

2 TERMS AND ABBREVIATIONS

Table 2.1 Terms and Abbreviation

SFMC	Serial-NOR Flash Memory Controller
SNOR	Serial-NOR Flash Memory
SPI	Serial Peripheral Interface
GDMA	General Direct Memory Access. Refer to Chapter 14 General Direct Memory Access (DMA) Controller in " <i>TCC70xx Full Specification</i> ". [1]
DTR	Dual Transfer Rate
FWDN	Firmware Downloader

3 SOURCE FILES

3.1 Location of Source Files




Figure 3.1 Location of Source Files

3.2 Simple Description of Source Files

- `snor_mio.c`
 - SFMC driver source
- `rules.mk`
 - Rules used for build
- `snor_mio.h`
 - External APIs header to access SNOR
- `snor_mio_gdma.h`
 - Defines for using GDMA

4 CONSTANTS

4.1 SNOR_MIO_GDMA

Constant value for using GDMA

Declaration

```
#define SNOR_MIO_GDMA 1
```

Description

Value	Description
SNOR_MIO_GDMA	TBD

Remark

None

4.2 SPI Mode

These definitions indicate the properties of signals such as commands, addresses, read data, write data, and dummy.

Declaration

```
#define IO_NUM_NC          0xF
#define IO_NUM_SINGLE     0x0
#define IO_NUM_DUAL       0x1
#define IO_NUM_QUAD       0x2
#define IO_NUM_OCTA       0x3
```

Description

Value	Description
IO_NUM_NC	The corresponding signal is not output.
IO_NUM_SINGLE	The corresponding signal is output or input as Single I/O.
IO_NUM_DUAL	The corresponding signal is output or input as Dual I/O.
IO_NUM_QUAD	The corresponding signal is output or input as Quad I/O.
IO_NUM_OCTA	The corresponding signal is output or input as Octa I/O.

Remark

None

4.3 DTR Mode

These definitions enable or disable the DTR mode.

Declaration

```
#define D_DTR_DISABLE    0x0
#define D_DTR_ENABLE     0x1
```

Description

<i>Value</i>	<i>Description</i>
<i>D_DTR_DISABLE</i>	<i>Disable DTR mode</i>
<i>D_DTR_ENABLE</i>	<i>Enable DTR mode</i>

Remark

None

4.4 NOR_FLASH_BASE_ADDR

Base address for random access used when reading SNOR area

Declaration

```
#define NOR_FLASH_BASE_ADDR (0x40000000)
```

Description

Value	Description
NOR_FLASH_BASE_ADDR	Refer to Chapter 2 Address Map in “TCC70xx Full Specification”. [1]

Remark

None

4.5 SFMC_BASE_ADDR

Base address of SFMC

Declaration

```
#define SFMC_BASE_ADDR    (0xA0F00000)
```

Description

Value	Description
SFMC_BASE_ADDR	Refer to Chapter 2 Address Map in “TCC70xx Full Specification”. [1]

Remark

None

5 STRUCTURES

5.1 snor_product_info_t

Structure for table of the SNOR device information

Declaration

```
typedef struct SNOR_MIO_PRODUCT_INFO
{
    int8 *    name;
    uint8     ManufID;
    uint16    DevID;
    uint32    TotalSector;
    uint16    cmd_read;
    uint16    cmd_read_fast;
    uint16    cmd_write;
    uint16    flags;
} snor_product_info_t;
```

Description

Value	Description
<i>name</i>	<i>Name of the SNOR device</i>
<i>ManufID</i>	<i>Manufacturer's JEDEC standard ID</i>
<i>DevID</i>	<i>Device ID by manufacturer</i>
<i>TotalSector</i>	<i>Total sector number of SNOR device</i>
<i>cmd_read</i>	<i>Read command to be sent to SNOR device</i>
<i>cmd_read_fast</i>	<i>Fast read command to be sent to SNOR device</i>
<i>cmd_write</i>	<i>Write command to be sent to SNOR device</i>
<i>flags</i>	<i>Characteristics of SNOR device</i>

Remark

None

5.2 code_table_info_t

Structure for using the CODE_TABLE register of the SFMC. For more details on CODE_TABLE, refer to Chapter 7.4 in “*TCC70xx Full Specification*”. [1]

Declaration

```
typedef struct
{
    uint32 offset;
    uint32 size;
} code_table_info_t;
```

Description

<i>Value</i>	<i>Description</i>
<i>offset</i>	<i>Location of the command set in the CODE_TABLE register</i>
<i>size</i>	<i>Size of the command set in the CODE_TABLE register</i>

Remark

None

5.3 snor_mio_drv_t

Structure for SNOR device control

Declaration

```
typedef struct SNOR_MIO_DRV
{
    const int8 *    name;
    uint8           ManufID;
    uint16          DevID;
    uint8           shift;
    uint16          flags;
    uint16          current_io_mode;
    uint16          max_read_io;

    uint32          size;
    uint32          page_size;
    uint32          sector_size;
    uint32          sector_count;
    uint32          erase_size;

    uint16          cmd_read;
    uint16          cmd_read_fast;
    uint16          cmd_write;
    uint16          erase_cmd;

    uint16          dt_mode;

    code_table_info_t sfmc_buf;
    code_table_info_t sfmc_addr;
    code_table_info_t rdid;
    code_table_info_t rdsr;
    code_table_info_t wrsr;
    code_table_info_t rdcr;
    code_table_info_t wrcr;
    code_table_info_t en4b;
    code_table_info_t ex4b;
    code_table_info_t ear_mode;

    code_table_info_t write_enable;
    code_table_info_t write_disable;
    code_table_info_t read;
    code_table_info_t read_fast;
    code_table_info_t write;
    code_table_info_t blk_erase;
    code_table_info_t sec_erase;
    code_table_info_t chip_erase;

    code_table_info_t rdcr1;
    code_table_info_t rdcr2;
    code_table_info_t rdsr1;
    code_table_info_t rdsr2;
    code_table_info_t wrsr1;
    code_table_info_t wrsr2;
    code_table_info_t individual_lock;
    code_table_info_t individual_unlock;
}
```

```

code_table_info_t rdab;
code_table_info_t wrab;

uint32          iSFMC_REG_TIMING;
uint32          iSFMC_REG_DELAY_S0;
uint32          iSFMC_REG_DELAY_CLK;
uint8           uiDataBuffer[0x1000];
} snor_mio_drv_t;

```

Description

Value	Description
<i>name</i>	<i>Name of the SNOR device</i>
<i>ManufID</i>	<i>Manufacturer's JEDEC standard ID</i>
<i>DevID</i>	<i>Device ID by the manufacturer</i>
<i>shift</i>	<i>Not used</i>
<i>flags</i>	<i>Characteristics of SNOR device</i>
<i>current_io_mode</i>	<i>Current SPI mode</i> ■ <i>IO_NUM_NC</i> ■ <i>IO_NUM_SINGLE</i> ■ <i>IO_NUM_DUAL</i> ■ <i>IO_NUM_QUAD</i> ■ <i>IO_NUM_OCTA</i>
<i>max_read_io</i>	<i>Not used</i>
<i>size</i>	<i>Total size of SNOR device</i>
<i>page_size</i>	<i>Page unit size of SNOR device to be written</i>
<i>sector_size</i>	<i>Not used</i>
<i>sector_count</i>	<i>Not used</i>
<i>erase_size</i>	<i>Erase unit size of SNOR device</i>
<i>cmd_read</i>	<i>Read command</i>
<i>cmd_read_fast</i>	<i>Fast read command</i>
<i>cmd_write</i>	<i>Write command</i>
<i>erase_cmd</i>	<i>Erase command</i>
<i>dt_mode</i>	<i>Double Transfer Rate (DTR) mode</i> ■ <i>D_DTR_ENABLE</i> ■ <i>D_DTR_DISABLE</i>
<i>sfmc_buf</i>	<i>Location of data buffer area in the CODE_TABLE register for read/write command operation</i>

Value	Description
<i>sfmc_addr</i>	<i>Location of address buffer area in the CODE_TABLE register for read/write/erase command operation</i>
<i>rdid</i>	<i>Command set area for READ ID command in the CODE_TABLE register</i>
<i>rdsr</i>	<i>Command set area for READ STATUS REGISTER command in the CODE_TABLE register</i>
<i>wrsr</i>	<i>Command set area for WRITE STATUS REGISTER command in the CODE_TABLE register</i>
<i>rdcr</i>	<i>Command set area for READ CONFIGURATION REGISTER command in the CODE_TABLE register</i>
<i>wrcr</i>	<i>Command set area for WRITE CONFIGURATION REGISTER command in the CODE_TABLE register</i>
<i>en4b</i>	<i>Command set area to enter 4-byte Address mode in the CODE_TABLE register</i>
<i>ex4b</i>	<i>Command set area to exit 4-byte Address mode in the CODE_TABLE register</i>
<i>ear_mode</i>	<i>Command set area to enter Extended Address Register mode in the CODE_TABLE register</i>
<i>write_enable</i>	<i>Command set area to enable write operation in the CODE_TABLE register</i>
<i>write_disable</i>	<i>Command set area to disable write operation in the CODE_TABLE register</i>
<i>read</i>	<i>Command set area for READ command in the CODE_TABLE register</i>
<i>read_fast</i>	<i>Command set area for READ FAST command in the CODE_TABLE register</i>
<i>write</i>	<i>Command set area for WRITE command in the CODE_TABLE register</i>
<i>blk_erase</i>	<i>Command set area for BLOCK ERASE command in the CODE_TABLE register</i>
<i>sec_erase</i>	<i>Command set area for SECTOR ERASE command in the CODE_TABLE register</i>
<i>chip_erase</i>	<i>Command set area for CHIP ERASE command in the CODE_TABLE register</i>
<i>rdcr1</i>	<i>Command set area for READ CONFIGURATION REGISTER command in the CODE_TABLE register</i> <i>It is used when there are multiple configuration registers of SNOR.</i>
<i>rdcr2</i>	<i>Command set area for READ CONFIGURATION REGISTER command in the CODE_TABLE register</i> <i>It is used when there are multiple configuration registers of SNOR.</i>
<i>rdsr1</i>	<i>Command set area for READ STATUS REGISTER command in the CODE_TABLE register</i> <i>It is used when there are multiple status registers of SNOR.</i>
<i>rdsr2</i>	<i>Command set area for READ STATUS REGISTER command in the CODE_TABLE register</i> <i>It is used when there are multiple status registers of SNOR.</i>

Value	Description
<i>wrsr1</i>	<i>Command set area for WRITE STATUS REGISTER command in the CODE_TABLE register It is used when there are multiple status registers of SNOR.</i>
<i>wrsr2</i>	<i>Command set area for WRITE STATUS REGISTER command in the CODE_TABLE register It is used when there are multiple status registers of SNOR.</i>
<i>individual_lock</i>	<i>Command set area for INDIVIDUAL LOCK command in the CODE_TABLE register It is used when SNOR supports this command.</i>
<i>individual_unlock</i>	<i>Command set area for INDIVIDUAL UNLOCK command in the CODE_TABLE register It is used when SNOR supports this command.</i>
<i>rdab</i>	<i>Command set area for READ AUTOBOOT command in the CODE_TABLE register It is used when SNOR supports this command.</i>
<i>wrab</i>	<i>Command set area for WRITE AUTOBOOT command in the CODE_TABLE register It is used when SNOR supports this command.</i>
<i>iSFMC_REG_TIMING</i>	<i>Not used</i>
<i>iSFMC_REG_DELAY_SO</i>	<i>Not used</i>
<i>iSFMC_REG_DELAY_CLK</i>	<i>Not used</i>
<i>uiDateBuffer</i>	<i>Dynamic allocation area for data buffers</i>

Remark

None

6 APIs

6.1 SNOR_MIO_Init

Initializes the SFMC and SNOR device.

Declaration

```
sint32 SNOR_MIO_Init
(
    void
);
```

Parameters

None

Return

Value	Description
sint32	0: Success -1: Failure

Remark

None

6.2 SNOR_MIO_Erase

Erases the SNOR area from the address as much as the `size` parameter below.

Declaration

```
void SNOR_MIO_Erase
(
    uint32    address,
    uint32    size
);
```

Parameters

Value	Description
address	[in] Start address of the area to be erased.
size	[in] Size in bytes. However, the size value must be a multiple of erase size, such as 4 Kbytes or 64 Kbytes.

Return

None

Remark

None

6.3 SNOR_MIO_Write

Writes the pBuffer to SNOR area from the address as much as the length of the pBuffer.

Declaration

```
sint32 SNOR_MIO_Write
(
    uint32      address,
    const void * pBuffer,
    uint32      length
);
```

Parameters

Value	Description
<i>address</i>	<i>[in] Start address of the area to write pBuffer</i>
<i>pBuffer</i>	<i>[in] Buffer of data to be written to SNOR</i>
<i>length</i>	<i>[in] Length in bytes</i>

Return

Value	Description
<i>sint32</i>	<i>0: Success -1: Failure</i>

Remark

None

6.4 SNOR_MIO_Read

Copies the length from the address of the SNOR area to the pBuffer by using read command.

Declaration

```
sint32 SNOR_MIO_Read
(
    uint32    address,
    void *    pBuffer,
    uint32    Length
);
```

Parameters

Value	Description
<i>address</i>	<i>[in] Start address of the area to be read</i>
<i>pBuffer</i>	<i>[out] Buffer of data to be read from SNOR</i>
<i>Length</i>	<i>[in] Length in bytes</i>

Return

Value	Description
<i>sint32</i>	<i>0: Success -1: Failure</i>

Remark

None

6.5 SNOR_MIO_Read_Fast

Copies the length from the address of the SNOR area to the pBuffer by using fast read command.

Declaration

```
sint32 SNOR_MIO_Read_Fast
(
    uint32    address,
    void *    pBuffer,
    uint32    Length
);
```

Parameters

Value	Description
address	[in] Start address of the area to be read
pBuffer	[out] Buffer of data to be read from SNOR
Length	[in] Length in bytes

Return

Value	Description
sint32	0: Success -1: Failure

Remark

None

6.6 SNOR_MIO_FWDN_LowFormat

Erases the entire area of SNOR by using chip erase command. Because NOR flash memory has an Erase-Before-Write structure, it does not require Low-Format like NAND flash memory, but this function is implemented for entire area erase function in Firmware Downloader (FWDN) mode.

Declaration

```
uint32 SNOR_MIO_FWDN_LowFormat
(
    void
);
```

Parameters

None

Return

Value	Description
sint32	0: Success -1: Failure

Remark

None

6.7 SNOR_MIO_FWDN_Read

This function is implemented for read function in FWDN mode. This function works the same as SNOR_MIO_Read function.

Declaration

```
sint32 SNOR_MIO_FWDN_Read
(
    uint32    address,
    uint32    length,
    void *    buff
);
```

Parameters

Value	Description
<i>address</i>	<i>[in] Start address of the area to be read</i>
<i>length</i>	<i>[in] Length in bytes</i>
<i>buff</i>	<i>[out] Buffer of data to be read from SNOR</i>

Return

Value	Description
<i>sint32</i>	<i>0: Success -1: Failure</i>

Remark

None

6.8 SNOR_MIO_FWDN_Write

This function is implemented for write function in FWDN mode. This function includes the erase operation, and if the data in the buffer to be written is the same as the data already written in the SNOR area, the operation is implemented such as skipping the write.

Declaration

```
sint32 SNOR_MIO_FWDN_Write
(
    uint32    address,
    uint32    length,
    void *    buf
);
```

Parameters

Value	Description
<i>address</i>	<i>[in]</i> Start address of the area to be written
<i>length</i>	<i>[in]</i> Length in bytes
<i>buf</i>	<i>[in]</i> Buffer of data to be written to SNOR

Return

Value	Description
<i>sint32</i>	0: Success -1: Failure

Remark

None

7 HOW TO USE SFMC DRIVER

The SFMC driver must be initialized before read, write, or erase operations. In SNOR, byte access is possible in the case of a read operation, but it should be noted that the size unit of the write operation and the size unit of the erase operation are different.

7.1 Initialize SFMC Driver

```
{  
    SNOR_MIO_Init();  
    ...  
}
```

7.2 Read Operation

```
{  
    ...  
    sint32 ret;  
    uint32 offset = 0x00020000;  
    uint8  buf[SIZE];  
  
    ret = SNOR_MIO_Init();  
    ret = SNOR_MIO_Read(offset, buf, SIZE);  
    ...  
}
```

7.3 Erase/Write Operation

```
{  
    ...  
    uint32 offset = 0x00020000;  
    uint8  buf[SIZE] = {0x12, 0x34, 0x56, ...};  
  
    ret = SNOR_MIO_Init();  
    /* It must be erased before writing */  
    SNOR_MIO_Erase(offset, SIZE);  
    ret = SNOR_MIO_Read(offset, buf, SIZE);  
    ...  
}
```


8 REFERENCES

- [1] TCC70xx Full Specification
- [2] Contact Telechips for more details: sales@telechips.com

9 REVISION HISTORY

Rev. 0.10: 2021-09-03

- Preliminary version release

DISCLAIMER

All information and data contained in this material are without any commitment, are not to be considered as an offer for conclusion of a contract, nor shall they be construed as to create any liability. Any new issue of this material invalidates previous issues. Product availability and delivery are exclusively subject to our respective order confirmation form; the same applies to orders based on development samples delivered. By this publication, Telechips, Inc. does not assume responsibility for patent infringements or other rights of third parties that may result from its use.

Further, Telechips, Inc. reserves the right to revise this publication and to make changes to its content, at any time, without obligation to notify any person or entity of such revisions or changes.

No part of this publication may be reproduced, photocopied, stored on a retrieval system, or transmitted without the express written consent of Telechips, Inc.

This product is designed for general purpose, and accordingly customer be responsible for all or any of intellectual property licenses required for actual application. Telechips, Inc. does not provide any indemnification for any intellectual properties owned by third party.

Telechips, Inc. can not ensure that this application is the proper and sufficient one for any other purposes but the one explicitly expressed herein. Telechips, Inc. is not responsible for any special, indirect, incidental or consequential damage or loss whatsoever resulting from the use of this application for other purposes.

COPYRIGHT STATEMENT

Copyright in the material provided by Telechips, Inc. is owned by Telechips unless otherwise noted.

For reproduction or use of Telechips' copyright material, permission should be sought from Telechips. That permission, if given, will be subject to conditions that Telechips' name should be included and interest in the material should be acknowledged when the material is reproduced or quoted, either in whole or in part. You must not copy, adapt, publish, distribute or commercialize any contents contained in the material in any manner without the written permission of Telechips. Trade marks used in Telechips' copyright material are the property of Telechips.

Important Notice

This material may include technology owned by the 3rd party licensor and the technology may be subject to its associated licenses. It is solely customer's responsibility to identify and comply with such licenses. No other licenses are granted or implied by Telechips with making available this material.

For customers who use licensed Codec ICs and/or licensed codec firmware of mp3:

"Supply of this product does not convey a license nor imply any right to distribute content created with this product in revenue-generating broadcast systems (terrestrial. Satellite, cable and/or other distribution channels), streaming applications(via internet, intranets and/or other networks), other content distribution systems(pay-audio or audio-on-demand applications and the like) or on physical media(compact discs, digital versatile discs, semiconductor chips, hard drives, memory cards and the like). An independent license for such use is required. For details, please visit <http://mp3licensing.com>".

For customers who use other firmware of mp3:

"Supply of this product does not convey a license under the relevant intellectual property of Thomson and/or Fraunhofer Gesellschaft nor imply any right to use this product in any finished end user or ready-to-use final product. An independent license for such use is required. For details, please visit <http://mp3licensing.com>".

For customers who use Digital Wave DRA solution:

"Supply of this implementation of DRA technology does not convey a license nor imply any right to this implementation in any finished end-user or ready-to-use terminal product. An independent license for such use is required."

For customers who use DTS technology:

"This product made under license to certain U.S. patents and/or foreign counterparts."
"© 1996 – 2011 DTS, Inc. All rights reserved."

For customers who use Dolby technology:

"Supply of this Implementation of Dolby technology does not convey a license nor imply a right under any patent, or any other industrial or intellectual property right of Dolby Laboratories, to use this Implementation in any finished end-user or ready-to-use final product. It is hereby notified that a license for such use is required from Dolby Laboratories."

For customers who use Google technology:

"Copyright © 2013 Google Inc. All rights reserved."

For customers who use MS technology:

"This product is subject to certain intellectual property rights of Microsoft and cannot be used or distributed further without the appropriate license(s) from Microsoft."